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Abstract 
This paper describes a patterning and plated metallization process that can be used for bifacial heterojunction silicon solar cells. 
Patterning was achieved by inkjet printing a functional fluid onto a resist surface, the fluid being able to chemically inhibit resist 
cross-linking in a subsequent thermal process. Copper/tin plated fingers as narrow as 20 ȝm were achieved on both surfaces of 
the cell. The low temperature metallization process was demonstrated on 156 mm heterojunction cells where the finger 
metallization was interconnected using SmartWire Connection Technology resulting in mini modules with efficiencies as high as 
18.8%. 
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1. Introduction 
Open-circuit voltages of up to 750 mV have been achieved for amorphous silicon (a-Si:H) heterojunction cells [1]  
due to the excellent passivation provided by intrinsic amorphous Si. However, this passivation is temperature-
sensitive and so low-temperature metallization methods are required. Metal-plated contacts can be formed at room 
temperature and, if Cu is plated, have the potential to be low-cost. Recently bifacial metal plating was reported for 
laser-doped p-n junction cells [2], however plating a bifacial grid to cells coated with transparent conducting oxides, 
such as indium tin oxide (ITO) requires that the area to be metallized is defined using a metallization mask. In the 
laboratory, methods such as photolithography can be used to form the plating mask, however less expensive and less 
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complex methods are required for commercial production. Examples of ways in which masked plating can be 
achieved include the use of a laser to convert a functional layer to be metallic in the regions where contacts are 
required [3]. Alternatively, the plating mask can be formed by either screen printing or inkjet printing a masking 
material (e.g., hot melt wax) leaving openings in the mask for metal contacts to be plated [4] [5]. However with the 
latter methods the need to print the majority of the cell area can place a limit on how fast the process can be 
performed which limits throughput.  
It is therefore preferable to form the masking layer over the entire surface and then only pattern the regions where 
openings are required. This approach was adopted in [6], however the method described required the printing of a 
dye ink that could block the UV light on a negative photoresist layer thereby preventing resist cross-linking in the 
printed area and rendering those regions soluble in the developer solution. However, the requirement to use UV 
exposure to activate the photosensitive material in the photoresist significantly increases the cost of the patterning 
process. In this work, we describe an alternative process which eliminates the need for UV exposure and hence the 
need for the photo-sensitive component of the resist. The ink only needs to be printed in the regions where openings 
are required, therefore retaining the advantages of the method reported in [6]. Furthermore, the ink has fluid 
properties resembling a graphics art ink which makes it able to be printed reliably on a range of inkjet printers and 
patterning can be achieved in a single pass. The patterning method has been used to form plated Cu/Sn fingers on 
both surfaces of 156 mm a-Si heterojunction cells with the cells being interconnected using Meyer Burger’s 
SmartWire Connection Technology [7] into one-cell mini-modules with glass-backsheet configuration. 
2. Experimental 
2.1. Patterning 
In this study cells were patterned and plated one surface at a time to simplify the process and therefore enabling 
the individual steps to be more easily optimized. A resin solution (resist), prepared by modifying an AZ nLOF 2035 
photoresist,  was spin-coated on the surfaces of n-type 156 mm a-Si heterojunction cell precursors using a spin-
speed of 1300 rpm for 30 s. This ensured that the resist thickness (~ 4 μm) was sufficient to cover the pyramids on 
the alkaline-textured wafer surfaces. One layer of a functional ink was printed in a pattern of lines spaced 1.2 mm 
apart using an inkjet printer (Dimatix DMP 2800) using a 1 pL cartridge. The printed ink acts to prevent the resist 
from cross-linking in a subsequent thermal process. Cells were then baked for 1 min at 110 ϶C to cross-link the 
resist outside of the printed area, and then immersed in a tetramethyl ammonium hydroxide (TMAH) developer 
solution for 1 min to dissolve the non-cross linked resist. The patterning process is depicted in Figure 1. Test 
samples were also printed on the textured surface to demonstrate the ability of the patterning method to form both 
lines and point openings.  
 
Figure 1: Fabrication process for patterning the resist using the functional ink 
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2.2. Metal plating 
Field-induced plating (FIP) as described in [2, 8] (and also referred to as forward biased plating [9]) was used to 
plate Cu to the p type ITO surface [see Figure 2 (a)] and then bias-assisted light induced plating (LIP) was used to 
plate the n type ITO surface [see Figure 2 (b)]. With the multi-wire interconnection technology such as SmartWire 
Connection Technology, the required finger resistivity can be as high as 10 ohm/cm [10], which enables the plated 
fingers to have a thickness of ~5 ȝm and a width constrained by the opening in the masking layer, as shown in 
Figure 3. 
 
 
  
 
Figure 2: (a) Plating arrangements for FIP (p type ITO surface); and (b) bias-assisted LIP (n type ITO surface). 
 
 
Figure 3: Direct plating of Cu to ITO with the width of the plated fingers being constrained by the width of the opening in the resist layer. 
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2.3. Cell patterning and metallization process 
Figure 4 shows a schematic of the bifacially-plated a-Si heterojunction cells. The n-type 156 mm Cz cell 
precursors were provided by an industrial partner with ITO coated on both alkaline-textured surfaces. 
Photoluminescence (PL) images were recorded before processing and after each of the steps to monitor any process 
induced change. 
The p-type surface was patterned and plated first. After patterning the resist, an ITO pretreatment process was 
performed before Cu plating to improve the adhesion of the plated Cu fingers. After Cu plating, the plated Cu 
fingers were coated by immersion in a liquid Sn solution sourced from MG Chemicals to prevent oxidation of the 
Cu. The resist was then removed by immersion in N-methyl-2-pyrrolidone (NMP) for 5 min. The n type surface was 
processed using the same procedure resulting in fingers that were oriented parallel to those on the p-type surface. 
Finally, the cells were made into one-cell mini-modules using SmartWire Connection Technology and the then the 
cells in one-cell modules were tested.  
 
 
Figure 4: Schematic cross-sectional diagram of the fabricated bifacial a-Si heterojunction cells. 
3. Results 
3.1. Patterning 
On alkaline-textured surfaces, high resolution line and point openings can be formed as shown in Figure 5. 
Patterned lines of ~ 20 ȝm in width and point openings of ~ 20 μm in diameter can be achieved. 
 
 
Figure 5: (a) Line and (b) point openings formed in a resist layer over an alkaline-textured surface using the patterning method. 
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3.2. Metal plating 
When the height of the Cu fingers was limited to 5 μm, the width of the fingers was ~ 20 μm as shown in Figure 
6 (a), however some spreading in the finger width occurred for thicker fingers as the plated metal extended out over 
the surface of the resist. Figure 6 (b) shows a cross-sectional image recorded after focused ion beam (FIB) milling of 
the surface of a Cu finger that was 10 μm high. In this case the width of the finger was increased to 26 ȝm. Figure 6 
(b) also shows that an intimate contact with the underlying ITO has been achieved across the width of the plated 
finger. 
 
 
Figure 6: (a) Optical image of a plated Cu finger 20 ȝm in width (before Sn capping); and (b) FIB cross-sectional image of a plated Cu finger 
with a width of ~25 ȝm and a height ~ 10 ȝm. 
3.3. 156 mm Cell fabrication 
Figure 7 shows the n-type surface of a Cu/Sn plated cell at different magnification levels. The plated finger 
widths were very uniform and 20-25 μm wide across the entire 156 mm cell on both surfaces. Photoluminescence 
images demonstrate that the patterning and plating processes did not impact the cell voltage 
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Figure 7: The n-type surface of a plated cell showing the Cu/Sn metallization at different magnification levels. 
Figure 8 shows two SmartWire interconnected cells with different SmartWire configuration after encapsulation. 
By putting an aperture mask on the top of the glass to ensure the back sheet does not receive light, the highest 
measured one-cell mini-module efficiency was 18.8% (Voc = 717 mV, Jsc = 35.4 mA/cm2 and FF = 74 %). 
Electroluminescence and optical images demonstrate that the FF was limited by the reduced metal finger height and 
the uniformity of the finger height on the p-type side during the Sn dipping process. This problem can be resolved 
by plating more Cu on the p-type side in the future. Furthermore, the liquid tinning solution used for the capping 
layer only provides a very thin layer of protection which may not be sufficient if cells are not immediately 
encapsulated. Future work will replace the liquid tin with a SnBi plated layer [11] which may also be able to reduce 
the amount of alloy used in the SmartWires therefore reducing module cost.  
 
 
Figure 8: Digital image of two SmartWire encapsulated cells with different SmartWire configuration. 
4.  Discussion  
The patterning process reported in this paper can be used to create a high resolution resist mask that can be used 
as a mask for plating, etching, ion implantation, lift-off, or insulation. The process offers numerous advantages over 
photolithography, including: (i) fewer steps (no UV exposure, no soft bake required); (ii) use of an inkjet printer 
instead of a mask aligner, mask and UV light; (iii) no requirement for a clean room since the printed ink can be 
a b 
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effective even if there is dust on the surface whereas dust can severely impact a process requiring UV light exposure; 
(iv) no requirement for photo-sensitive components in the resist; (v) requirement for a single printing pass to pattern 
up to 10 ȝm resist makes the patterning process very fast; and (vi) the achievement of clear patterned line edges. For 
photolithography, if the mask does not contact the photoresist uniformly, “mouse bites” may result at the line edges 
due to light scattering [12]. 
For this work, the cells were processed (i.e., patterned and plated) on one surface at a time. However, many of the 
steps can be performed so that both surfaces are processed at the same time. Figure 9 depicts a proposed industrial 
process. Instead of spin-coating the resist, it is proposed that the resist could be applied by double side spraying as 
shown in Figure 9 (a). This application method, in addition to being able to be performed quickly in an inline 
process, may result in less resist material being required as the conformal coating method coats pyramid tips well as 
shown in [13]. Next two-surface inkjet printing can be used to pattern both wafers surfaces at the same time as 
shown in Figure 9 (b), with the baking step performed in an inline low temperature belt furnace. The bifacial plating 
[see Figure 9 (e)] can be achieved in a single tool with the wafer being flipped to enable the second surface to be 
plated. 
 
 
Figure 9: Proposed simplified process flow using industrial tools designed for bifacial processing. 
5. Conclusion 
In this paper, we presented a new bifacial patterning and metal plating process that can be used for the 
metallization of bifacial heterojunction cells. The patterning process does not require photo-sensitive components in 
the resist nor UV exposure. The ink printed on top of the resist prevents the chemical cross linking of the resist 
during the baking process. It can be applied to both surfaces of the cell enabling line openings as narrow as 20 ȝm to 
be formed using only one printing pass. Plated Cu/Sn fingers with a width of 20 - 25 ȝm were demonstrated on both 
surfaces of the heterojunction cells and mini-modules were fabricated using SmartWire Connection Technology. 
Future research will seek to replace the Sn dip coating by SnBi plating to ensure more reliable Cu coating and 
encapsulation in glass-glass mini-modules. 
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